This paper presents the implementation of Complex Programmable Logic Devices (CPLDs) board for digital and robotics applications for digital and robotics laboratory in the university. The objective of designed board is to take advantages of CPLDs features like reconfigurable architecture, high speed operation, pin locking, in-system programming (ISP) for robotics platform design and digital system design. This CPLD board size is relatively compact; so it can be easily mounted on mobile robots. On board power supply and variable frequency oscillator improves functionality of overall board.
1.INTRODUCTION
The process of designing digital hardware has changed dramatically over the past few years. Unlike previous generations of technology, in which board-level prototype designs included large numbers of SSI chips containing basic gates, virtually every prototype digital design produced today consists mostly of programmable logic devices [7] . This applies not only to digital logic circuits, but also for robotics applications like sensing, actuation, manipulation. Programmable logic offers the digital circuit designer the possibility of changing design function even after it has been built. A programmable logic device (PLD) can be programmed, erased, and reprogrammed many times, allowing easier prototyping and design modification. PLDs can be programmed from a personal computer (PC) or workstation running special software. This software is often associated with a set of programs that allow us to design circuits for various PLDs [2] .
For successful implementation of digital and robotics laboratory, it is essential to have suitable CPLD board for teaching and learning CPLD programming as well as for real time application development. It should be affordable, user friendly and flexible. The following sections describe the design of the CPLD board, application of the board and its benefits, and finally concluding remarks.
2.BLOCK DIAGRAM & BOARD SPECIFICATIONS
CPLD architecture is suitable for designing medium capacity digital systems. Our work is focused on XC9572 and XC95108 CPLD chip from Xilinx, which can contain 1600 and 2400 logic gates respectively; which is sufficient for performing various laboratory experiments. CPLD board block diagram and designed CPLD board is shown in Figure 1 and Figure 2 respectively. 
2.1Complex Programmable Logic Devices (CPLD)
Xilinx manufactured XC9500 CPLD family provides advanced in-system programming and test capabilities for high performance, general purpose logic integration. All devices are in-system programmable for a minimum of 10,000 program/erase cycles. Extensive IEEE 1149.1 (JTAG) boundary-scan support is also included on all family members. The XC9500 architectural features address the requirements of in-system programmability. Enhanced pin-locking capability avoids costly board rework. I/Os may be configured for 3.3V or 5V operations. All outputs provide 24 mA drives [4] .
The XC9500 CPLD family has six models: XC9536, XC9572, XC95108, XC95144, XC95216 and XC95288. The system gates will range from 800 gates to 6,400 gates following the end of the model number. These six devices cover the range from 36 to 288 macrocells. Microcells are functional blocks that perform combinatorial or sequential logic. Each XC9500 device is a subsystem consisting of multiple Function Blocks (FBs) and I/O Blocks (IOBs) fully interconnected by the FastCONNECT switch matrix. The IOB provides buffering for device inputs and outputs. Each FB provides programmable logic capability with 36 inputs and 18 outputs. The FastCONNECT switch matrix connects all FB outputs and input signals to the FB inputs. For each FB, 12 to 18 outputs (depending on package pin-count) and associated output enable signals drive directly to the IOBs [3] . XC9500 architecture is shown in Figure 4 .
CPLD XC9572 and XC95108 with PLCC 84 pin package having same pin arrangement. This CPLD board can support both CPLDs XC9572 and XC95108 with PLCC 84 pin package [4] [5] . 
2.2Variable frequency crystal oscillator
CPLD XC9572 and XC95108 with PLCC 84 package having three clock inputs (clk1, clk2, and clk3). We can provide two different clock inputs i.e. clk1 and clk2 from in-build variable frequency oscillator. This variable frequency oscillator can provide maximum clock frequency up to 25MHz at room temperature.
We are using crystal and IC 74HC4060 for designing variable frequency oscillator as shown in fig 2. The 74HC4060 consist of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal oscillator circuits [6] . 
2.3Power supply unit
Commercial grade CPLDs XC9572 and XC95108 with PLCC 84 pin requires supply voltage between 4.75V to 5.25V [3] . We have designed power supply unit using LM7805 regulator IC;
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Power supply indicator LED is connected at the output of LM7805. Power supply unit requires DC 7.5V to 15V input. Block diagram of power supply unit is shown in Figure 5 . 
3.SOFTWARE SUPPORT
XC9500 CPLD family is fully supported by the development systems available from Xilinx and the Xilinx Alliance Program vendors. The designer can create the design using ABEL, schematics, equations, VHDL, or Verilog in a variety of software front-end tools. The development system can be used to implement the design and generate a JEDEC bitmap which can be used to program the XC9500 device. Each development system includes JTAG download software that can be used to program the devices via the standard JTAG interface and a download cable [3] . We are using Xilinx ISE Webpack platform for developing system on CPLD XC9572 and XC95108. Xilinx ISE Webpack is freely available tool; which can be easily downloaded from Xilinx website. We are using parallel port JTAG download cable; to program CPLD from personal computer. This cable is developed with minimal components compared to Xilinx Parallel Cable III. Only disadvantage of this cable is that we cannot extend its length more than 30cm. Implemented JTAG download cable is shown in Figure 6 . 
4.DESIGN CONSIDERATIONS
Double sided printed circuit board (PCB) is nearly three times costlier than single sided printed circuit board. In order to make low cost CPLD board we have preferred to use single sided board. We are using FR4 (Flame Retardant 4) type pcb for CPLD board due to several mechanical and electrical properties; it is less lossy at high frequencies, absorbs less moisture, has greater strength and stiffness and flame resistant.
To avoid electromagnetic interference problem from external power supply; we have placed decoupling capacitors of value 0.1uf at VCC and ground pins of CPLD. We have designed our pcb layout with standard 8mil track and 10mil track spacing to avoid problem of crosstalk and shorting of tracks while manufacturing [1] .
5.BOARD APPLICATION
The board designed is very flexible and can be used for many applications, such as: Learning of programmable logic design Digital Logic Design application Robotics application ASIC prototyping System on Chip design Digital signal processing
6.CONCLUSIONS
For the small-medium scale application, we have designed compact CPLD board to use in Digital Logic Design Laboratory and Robotics Laboratory in the university. With the knowledge of Verilog or VHDL, the designed board can be used efficiently to design any complicated digital circuit logic. Compact size of board allows user to mount it on portable devices like mobile robot etc.
